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Abstract—This paper develops a power loss optimization method
in a current fed zero-voltage switching (ZVS) two-inductor boost
converter, which is suitable for the module integrated converter ap-
plications in grid interactive photovoltaic systems. The paper con-
ducts the numerical analysis of the variable power loss components
and establishes a set of the circuit parameters for an optimized op-
erating point with a minimized average power loss. The ZVS two-
inductor boost cell is fed from a sinusoidally modulated two-phase
synchronous buck converter with an interphase transformer and
produces a rectified sinusoidal voltage, which can be applied to an
unfolding stage to generate the grid compatible voltage. The boost
cell is also equipped with a resonant transition gate drive circuit to
reduce the power loss in the drive circuit under high frequency op-
erations. The experimental results for a prototype 1-MHz 100-W
ZVS two-inductor boost converter are presented at the end of the
paper.
Index Terms—Interphase transformer (IPT), module integrated
converter (MIC), photovoltaic (PV), zero-voltage switching (ZVS).
I. INTRODUCTION
THE TWO-inductor boost converter possesses significantadvantages in the applications where a boost topology is
required. Other than the high dc voltage gain, the converter also
compares favorably with other current fed converters in regard
to the switch voltage stress, the switch conduction loss and
the transformer utilization [1], [2]. Therefore, the two-inductor
boost converter has many applications where low dc input volt-
ages need to be transformed to high dc output voltages [3]–[6],
[23]. Recently, module integrated converters (MICs) have been
proposed as an attractive alternative in the grid interactive
photovoltaic (PV) applications [7]. In such applications, a high
power density is certainly one of the most desirable features,
which calls for high switching frequency operations. However,
a high switching loss, together with the switch over voltage at
turn-off caused by the transformer leakage inductance, becomes
an inherent barrier for the hard-switched converter to obtain an
acceptable efficiency under high switching frequency opera-
tions. In order to remove the switching loss and actively utilize
the transformer leakage inductance, a zero-voltage switching
(ZVS) two-inductor boost converter has been developed as
a dc–dc conversion stage in the MICs [8]. Fig. 1 shows the
ZVS two-inductor boost converter with an inverter. In the
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Fig. 1. ZVS two-inductor boost converter with an inverter.
soft-switched two-inductor boost converter, the parasitic com-
ponents including the transformer leakage inductance and the
metal–oxide–semiconductor field-effect transistor (MOSFET)
output capacitance are absorbed into the resonant network. This
enables the MOSFET to switch at zero voltage, resulting in a
theoretical zero switching loss. A major loss issue in the hard
switched converter is the switching loss in the output rectifier
diode. The ZVS cell provides soft switching conditions for the
diodes. It is tolerant of switching device capacitance and de-
livers limited and for the diodes making operation
at high frequencies possible with the loss in the diodes being
nearly entirely conduction related. In hard-switched converters,
the diode reverse recovery loss is potentially more than the
primary side MOSFET conduction loss.
In this voltage fed converter, the dc gain of the dc–dc con-
version stage is a constant and the dc link offers a fixed voltage
to the following dc–ac inversion stage. In order to generate low
frequency grid compatible voltage waveforms, pulsewidth mod-
ulation (PWM) must be employed in the inversion stage. How-
ever, this design suffers from the high switching loss in the dc–ac
inversion stage as well as a complex control circuitry required
by the PWM technique.
This paper proposes a resonant two-inductor boost converter,
where a two-phase synchronous buck converter acts as a vari-
able current source for the ZVS boost cell, as shown in Fig. 2.
The buck and the boost stages are combined through an inter-
phase transformer (IPT). The resonant two-inductor boost cell
operates under ZVS conditions and produces an output with a
rectified sinusoidal waveform. This reduces the following dc–ac
inversion stage to an unfolder with simple grid frequency con-
trol. Although the proposed converter requires four additional
MOSFETs compared with the solution shown in Fig. 1, they
appear only on the low-voltage side of the dc–dc converter and
can be implemented by the MOSFETs with low voltage ratings.
Therefore, the overall cost of the converter will not be signifi-
cantly increased.
This paper identifies the power loss components that vary
against the circuit parameters and numerically analyzes the av-
0885-8993/$20.00 © 2006 IEEE
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Fig. 2. ZVS two-inductor boost converter with an unfolder.
erage variable power loss in the ZVS two-inductor boost cell
operating under different circuit parameters. Then power loss
optimization in the ZVS boost cell can be carried out with the
visual surface plots established through MATLAB. A resonant
transition gate drive with theoretical zero power loss is also em-
ployed to drive the two MOSFETs in the boost stage. The ex-
perimental results for a 1-MHz 100-W prototype converter are
provided at the end of the paper to prove the theoretical analysis.
II. CURRENT FED ZVS TWO-INDUCTOR BOOST CONVERTER
Although the voltage fed ZVS two-inductor boost converter is
able to operate with a variable dc gain under variable frequency
control [9], a wide output voltage range including zero is not
possible as it is a boost-derived converter. In order to achieve
a variable output including zero voltage, a buck stage must be
added. In the proposed converter shown in Fig. 2, a two-phase
synchronous buck converter with an IPT functions as a variable
current source to the ZVS boost cell so that a zero voltage can
be achieved on the dc link. The employment of the IPT doubles
the switching frequency of the buck conversion stage and avoids
the penalty of the potential higher switching losses in the hard-
switched buck converter. The converter input voltage is 20 V.
The switching frequencies for the buck and the boost stages are,
respectively, 250 kHz and 500 kHz. The buck
stage duty ratio is modulated in the sinusoidal manner
and the boost stage duty ratio can be fixed at a constant
value.
In the ZVS two-inductor boost cell, the transformer leakage
inductance and the MOSFET output capacitance are used as part
of the resonant inductor and capacitors. The resonance between
the resonant inductor and capacitors creates a ZVS condition
for the MOSFETs and the switching loss can be completely re-
moved [8]. The resonance of the converter can be analyzed using
the equivalent circuit shown in Fig. 3 within one boost stage
switching period, when the input current to the two-inductor
Fig. 3. Equivalent resonant circuit.
boost cell can be considered as a constant. is the effective res-
onant inductor and are the effective resonant ca-
pacitors. and are the embedded reverse body diodes of
the MOSFETs. The current source models the input inductor
or . The voltage source is the voltage of the capacitor
or reflected to the transformer primary winding
and the diode corresponds to the diodes in the voltage-dou-
bler rectifier. The arrangement for and assumes a positive
resonant inductor current as illustrated and their polarities
reverse when the resonant inductor current becomes negative.
Three important circuit parameters determine the resonant
condition of the ZVS two-inductor boost cell.
• The load factor k, which is defined by , where
is the characteristic impedance of the res-
onant tank. It is required that be greater than or equal to
one to allow the resonant capacitor voltage to return to zero
so that the ZVS condition can be maintained.
• The timing factor , which determines the initial inductor
current when the MOSFET or turns off.
• The delay angle is the angle between the instant when
the inductor current falls to zero and the instant when the
corresponding MOSFET turns off.
The state analysis is demonstrated below. Before turns
off, both and are on. At time , turns off and the
converter will move up to four possible states before turns
off as shown in Fig. 4.
• State (a) .
This state starts when turns off. The initial conditions in
State (a) are and 0. In this state,
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Fig. 4. Four possible states.
the current in the resonant inductor is still negative. This current
and the current source charge the capacitor and the resonant
inductor current decreases. The capacitor voltage and the
inductor current are, respectively
(1)
(2)
where is the angular resonance frequency of the resonant
tank. This state does not exist if 0.
• State (b) .
This state starts when the current in the resonant inductor
reaches zero and reverses its polarity. If the capacitor voltage
is still lower than , the diode is reverse biased and the
current source linearly charges the capacitor. The capacitor
voltage and the inductor current are, respectively
(3)
(4)
If the initial resonant inductor current in State (a) is suffi-
ciently high to cause to exceed at the end of State (a),
this state will be bypassed.
• State (c) .
This state starts when reaches at the end of State (b)
or reaches zero if State (b) is bypassed. In this state, the
capacitor resonates with the inductor. The capacitor voltage
and the inductor current are, respectively
(5)
(6)
• State (d) .
Fig. 5. Resonant waveforms in Region 1 (a) capacitor voltage and (b) inductor
current.
This state starts when reaches zero. In this state, the reso-
nant inductor is linearly discharged by . The capacitor voltage
and the inductor current are, respectively
(7)
(8)
After turns off, the above states repeat. The ZVS two-
inductor boost cell is able to operate under two different regions:
Region 1, where 0 and 0 and Region 2, where
0 and 0. A set of the resonant capacitor voltage and
inductor current waveforms for Region 1 operation is shown in
Fig. 5, where State (a) does not exist as 0 and and
are overlapped with each other.
The theoretical gating waveforms of the MOSFETs to
are drawn in Fig. 6, where the buck stage duty ratio is
20% and the buck stage switching period is twice the
boost stage switching period . The gate signal of in
the buck converter is synchronized with that of in the ZVS
boost cell. The IPT centre tap voltage equals to the half con-
verter input voltage when either or turns on. The voltage
waveforms across the two input inductors and in the ZVS
boost cell are respectively obtained from the difference of the
cell input voltage and the resonant capacitor voltage or
, which is given in the above state analysis. It is noteworthy
that the inductor waveforms are not necessarily symmetric and
vary with the buck stage duty ratio and the relative synchro-
nization of the buck and the boost stages. The variation in the
inductor waveforms will result in differences in the inductor cur-
rent ripple.
In order to maintain the resonant condition of the current fed
ZVS two-inductor boost converter, some attention must be paid
to the non-linearity of the MOSFET output capacitance [10].
The low frequency term of the input current to the ZVS boost
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Fig. 6. Theoretical switching waveforms (T = D T , T = T ,
T = D T , T = T ).
cell is a rectified sinusoidal waveform and this leads to different
peak MOSFET drain source voltages over a low frequency cycle
for a specific set of the circuit parameters. One simple solution is
to select a switching frequency which requires a relatively large
additional resonant capacitance therefore the MOSFET output
capacitance only forms an insignificant portion of the total res-
onant capacitance. In this case, the variation of the MOSFET
output capacitance can be safely neglected.
III. POWER LOSS OPTIMIZATION OF THE ZVS
TWO-INDUCTOR BOOST CELL
In the current fed ZVS two-inductor boost converter, the
buck conversion stage performs the wide range voltage control
through the sinusoidal modulation of its switch duty ratio.
Theoretically, the ZVS boost cell has the option to operate
under any combinations of the three circuit parameters as the
transformer turns ratio can be adjusted to provide the constant
dc gain required in the boost conversion stage.
As different circuit parameters result in different resonant in-
ductance and capacitance values under a specific load condition,
the total power loss in the ZVS boost cell vary. The major power
loss components in the ZVS two-inductor boost cell shown in
Fig. 2 are listed below:
• the conduction loss in the two power MOSFETs and
;
• the power loss related to the series dc plus ac resistance of
the resonant inductor ;
• the power loss related to the equivalent series resistance
(ESR) of the resonant capacitors and ;
• the copper and core loss in the two input inductors and
;
• the copper and core loss in the transformer ;
• the conduction loss in the two diodes and in the
voltage-doubler rectifier.
In the physical construction of the ZVS two-inductor boost
cell, the MOSFETs, the additional resonant inductor and the ad-
ditional resonant capacitors are implemented by the components
with the predetermined electrical characteristics. Therefore the
first three power loss components vary with different circuit pa-
rameters. Under different circuit parameters, different resonant
voltage and current waveforms are established in the ZVS cell
and the power loss in each component varies. On the contrary,
the last three power loss components can be kept constant. The
input inductors and the transformer in the ZVS cell can be de-
signed after the circuit parameters are selected and their wind-
ings can be configured to produce fixed total copper and core
losses in the individual magnetic components. A major advan-
tage of the ZVS two-inductor boost cell is the improvement
in the operating conditions for the output rectifier diodes. The
diode current falls with a which is controlled by the res-
onant inductor. The circuit is tolerant of the rectifier device ca-
pacitance and the reverse voltage reapplication rate is addition-
ally limited. Limitations in both and are important
for high-frequency high-voltage applications. Hence, the power
loss in the diodes is only load sensitive and will not vary signif-
icantly against different circuit parameters. Therefore in order
to achieve a minimum total power loss in the ZVS two-inductor
boost cell, only the variable power loss components in the MOS-
FETs, the resonant inductor and capacitors need to be consid-
ered. The three variable power loss components within a boost
stage switching period is analyzed as follows.
• The power loss in the two MOSFETs is
(9)
where is the effective forward current in the
MOSFET, is the MOSFET drain source on resis-
tance, is the average reverse current in the MOSFET
and is the forward voltage drop of the MOSFET body
diode. Both and can be obtained from the
MOSFET datasheet.
• The power loss in the resonant inductor is
(10)
where is the effective current in the resonant in-
ductor and is the series dc plus ac resistance of the
resonant inductor.
• The power loss in the two resonant capacitors is
(11)
where is the effective current in the resonant capac-
itor and is the ESR of the resonant capacitors.
The total power loss over a boost stage switching
period which alters with different circuit parameters in the ZVS
boost cell is
(12)
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As the input voltage of the ZVS cell is modulated in the si-
nusoidal manner, the average power loss over a low frequency
sinusoidal cycle, , must be established in order to iden-
tify the operating point with the minimum power loss in the ZVS
cell. The process can be performed numerically with MATLAB.
In order to calculate the variable power loss components in
the ZVS cell, a variety of the current terms and the equiva-
lent series resistances of the resonant inductor and capacitors
in (9)–(11) must be obtained. The current terms can be obtained
through the state analysis as shown in Section II while the se-
ries resistance of the resonant inductor and the ESR of the reso-
nant capacitors cannot be directly obtained. The resistance terms




The definitions of the series dc plus ac resistance of the res-
onant inductor, the ESR of the resonant capacitor and the char-




where is the quality factor of the resonant inductor and
is the dissipation factor of the resonant capacitor.




In the numerical calculation of the average variable power
loss in the ZVS boost cell, the following component parameters
are used [11], [12]:
• 0.027 and 1.5 V for STB50NE10
MOSFETs;
• 96 at 500 kHz for the air core toroidal inductor with
Litz wire;
• 1/6000 at 500 kHz for Cornell Dubilier surface
mount mica capacitors.
The selection of a MOSFET with 100-V drain source voltage
rating will be justified in due course as certain combinations of
the circuit parameters will cause the peak MOSFET voltage to
be greater than 100 V.
It is worth mentioning that as the transformer leakage induc-
tance and the MOSFET output capacitance, respectively, forms
part of the resonant inductor and capacitors, the actual power
losses of these components will be different from the results
Fig. 7. Surface P in Region 2.
Fig. 8. Surface P in Region 1.
obtained through (10) and (11) if the above component param-
eters are used. However, under the assumption that the values
of the parasitic components are relatively small compared with
the resonant inductance and capacitance values, the errors in the
results of (10) and (11) are unlikely to be large.
Figs. 7 and 8, respectively, shows the surface of the average
variable power loss in Regions 2 and 1 in the ZVS
cell with an average output power of 100 W. Fig. 7 shows the
average power loss when 1 4 and 0 4. In this
region, the lowest average power loss occurs when 1 and
0, which is 2.21 W.
Fig. 8 shows the average power loss when 1 4 and
0 4. In this region, the average power loss can be fur-
ther lowered. It can be observed that under the same value,
the greater the value, the lower the average power loss. How-
ever, a higher peak switch voltage appears while increases as
shown by the surface in Fig. 9. A peak switch voltage of
100 V is set in the converter operation to obtain a low MOSFET
forward resistance. MOSFET input capacitance increases con-
siderably for the same value of the forward resistance at a higher
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Fig. 9. Surface V in Region 1.
voltage rating as the product of the input capacitance and for-
ward resistance increases with drain-source voltage rating [13].
A larger MOSFET input capacitance demands a higher power
from the drive circuit and lowers the converter overall efficiency.
Another reason to choose a lower value is that the gradient of
the surface along the axis is very small. When
1 and 0 4, the average gradient of the power loss against
is 0.17 W/radian, while that of the peak switch voltage
against is 12.9 V/radian. Figs. 8 and 9 show that the changes
of the power loss and the peak switch voltage along the axis
under the same k value are both monotonic. The ZVS operating
condition requires . The final circuit parameters for the
minimal power loss in the ZVS boost cell are 1.1, 0,
and 0. Under this condition, the average power loss is 2.33
W and the peak switch voltage is 90 V. The safety margin for k
to maintain the ZVS condition is justified by the numerical re-
sults from MATLAB, which show that the increase of from 1
to 1.1 when 0 and 0 only raises the average power
loss by an insignificant amount of 0.12 W. The power losses
in the individual devices under the selected operating condition
are given in Table I. It can be seen that the power losses in the
two MOSFETs and the resonant inductor are the two major loss
components as the dissipation factor of the resonant capacitor
used in the resonant cell is extremely low.
Once the circuit parameters are determined, other important
values in designing the ZVS cell can be obtained as the fol-
lowing:
• the resonant inductance is 1.40 H;
• the resonant capacitance is 15.7 nF;
• the ratio of the transformer primary to the low frequency
term of the input voltages in the ZVS two-inductor boost
cell is 2.15.
IV. RESONANT MOSFET GATE DRIVE CIRCUIT
In the design of the ZVS two-inductor boost cell, care must be
taken in selecting the MOSFETs as higher current and voltage
stresses exist due to the resonant feature. MOSFETs with low
drain source on resistances are preferred so that the increase in
the conduction power loss, if there is any, will not cancel the re-
duction in the switching power loss. However, a low MOSFET
TABLE I
POWER LOSSES OF THE INDIVIDUAL DEVICES
AT THE OPTIMIZED OPERATING POINT
drain source on resistance normally demands a large die size
and the MOSFET input capacitance tends to be large [14]. In
the conventional MOSFET gate drive circuit, the drive power
loss is proportional to the switching frequency [15], [24]. Al-
though the conventional MOSFET gate drivers have compact
packages and are relatively easy to use, the drive power may
become a significant portion of the total power loss when the
switching frequency is high and this could reduce the converter
overall efficiency remarkably. For example, if the above selected
MOSFET STB50NE10 is used in the ZVS boost cell, only
loss of the two MOSFETs will be 1.5 W at 500-kHz switching
frequency with 12-V power supply. The actual drive power loss
could be much higher than this as the losses due to the cross
conduction and the hard-switching condition in the drive cir-
cuit are also contributing factors, which cannot be ignored [16].
Therefore, the selection of a MOSFET drive circuit which is
capable of avoiding these power loss components plays an im-
portant role in the design of the ZVS two-inductor boost cell.
In order to combat the high drive power loss, many types of
the resonant gate drive circuits have been proposed over the
years. In [16], [17], and [25], higher than normal charging or
discharging current due to the resonant operation flows through
the transistors in the drive circuit and the conduction power loss
is still high. In [15], [18], [19], and [24], the power loss of the
drive circuit cannot be minimized as the transistors in the gate
drive circuit still switch under the hard-switching conditions. In
[13] and [20], an ideally lossless gate drive circuit has been pro-
posed. Both of the MOSFET turn-on and turn-off are achieved
by using a small inductor to provide current to charge and dis-
charge the input capacitance of the MOSFET and a capacitor
is also required to maintain a dc level equal to the average gate
voltage.
In the two-inductor boost cell, the gate signals of the two
MOSFETs are 180 out of phase and this allows the gate
charging inductor to be shared by the two drive circuits and the
dc level setting capacitor to be performed by the MOSFET input
capacitance. Fig. 10 shows the proposed resonant transition
gate drive circuit for the two-inductor boost cell. Compared
with the conventional MOSFET gate drive circuit, only one
small inductor is introduced between the gates of the MOS-
FETs and . The operation of the resonant transition gate
drive circuit can be explained using the waveforms shown in
Fig. 11. The inductor current can be approximated as a constant
outside the inductor linear charging and discharging duration
as this duration is insignificantly short compared with the entire
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Fig. 10. Resonant transition gate drive for the two-inductor boost cell.
Fig. 11. Theoretical waveforms in the resonant transition gate drive (T =
D T , T = T ).
switching period if the switch duty ratio is not
significantly larger than 50%. Therefore the MOSFET gate
capacitances are charged and discharged linearly. During the
time interval , the gate capacitance of is charged. The
gate capacitance of is later discharged over a time interval
of the same length. Two -type transistors and turn on
and tie the gates of the power MOSFETs to the positive rail of
the gate drive circuit power supply once the gate capacitances
are charged to that level while two -type transistors and
turn on and tie the gates of the power MOSFETs to the
ground once the gate capacitances are completely discharged.
During the time interval , when is on and is off,
the inductor current linearly increases from the negative peak
to the positive peak. Therefore the energy is transferred back
and forth between two MOSFET gate capacitances through the
inductor.
In the design of the resonant transition gate drive circuit, a
dead time ratio can be defined as:
(20)
Therefore the inductor linear charging or discharging interval
can be obtained as
(21)
Assuming that the input capacitance of the MOSFET or




In the practical operation of the resonant transition gate drive
circuit, the MOSFET gate charging and discharging currents
follow the sinusoidal waveform due to the resonance between
the gate inductance and the MOSFET input capacitance and
their absolute values are higher than the absolute value of
the inductor current at the end of its linear charging or
discharging interval. Also, the MOSFET input capacitance
includes gate-to-drain and gate-to-source capacitances. Due
to the Miller Effect, the input capacitance is highly non-linear
and the total gate charge is therefore a better parameter in
determining the turn-on and the turn-off characteristics of the
MOSFET [21]. Hence, the actual inductance value should be
slightly larger than the value calculated from (23) if is
estimated by the MOSFET total gate charge as
(24)
In the proposed resonant transition gate drive circuit, the
MOSFET input capacitances are charged by the inductor cur-
rent during the turn-on and the turn-off transitions and no
loss occurs. Also a dead time is accomplished between the
turn-on of the two transistors in the totem-pole to allow the
buildup or the release of the charge on the power MOSFET
input capacitances. This naturally prevents the cross conduction
from happening. If the switch timing of the transistors in the
gate drive circuit is carefully designed, they can turn on or off
at zero voltage or zero current and the switching loss is absent.
Therefore, a theoretical zero power loss can be achieved in the
proposed resonant transition gate drive circuit. In the practical
operation, however, a small amount of power loss does exist
due to the parasitic components including the series dc plus
ac resistance of the inductor, the internal gate resistance of the
power MOSFET, the input capacitance and the drain source on
resistance of the control transistors. The total power loss in the
resonant transition gate drive circuit is
(25)
where is the equivalent series dc plus ac resistance of
, is the internal gate resistance of the power MOSFET,
and are, respectively, the drain source
on resistances of the top and the bottom transistors, ,
, , and are, respectively, the effective
values of the currents in , , , and the charging and
discharging current in the gate of , and are,
respectively, the input capacitances of the top and the bottom
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TABLE II
COMPONENT LIST OF THE HARDWARE IMPLEMENTATION
transistors and is the supply voltage in the gate drive
circuit for the control transistors.
If the duty ratio is not significantly larger than 50%
and the zero inductor voltage period in Fig. 11 can be neglected,





Equations (25)–(29) confirm that the power loss in the gate
drive circuit is very small if the dead time ratio and the parasitic
component values are small. A component list of the hardware
implementation and the calculated individual power losses is
given in Table II. Under the selected optimized operating point,
the switch duty ratio in the two-inductor boost cell is
0.615 and the calculated inductance value from (23) is 5.6 H if
12 V and 0.1. The gate inductor is experimentally
adjusted to 6.7 H and a total drive power loss of 0.83 W can
be measured, which agrees reasonably well with the theoretical
calculation.
V. EXPERIMENTAL RESULTS
In order to prove the theoretical analysis, a prototype con-
verter of 12.5 cm 22.5 cm (5 in 9 in) has been built in
the laboratory as shown in Fig. 12. As the device switching fre-
quency in the buck stage is 250 kHz, a current ripple frequency
of 500 kHz exists after the IPT. In the converter, a Linear Tech-
nology two-phase synchronous step-down switching regulator
LTC1929CG is used to simplify the design of the synchronous
buck converter. The gate signals in the buck converter are syn-
chronized with the output signal of a frequency divider, whose
input is the gate signal in the two-inductor boost cell. The IPT
is implemented by an Epcos EFD15 core with 14 turns on both
primary and secondary sides.
The boost stage operates with a converter frequency of
1 MHz, which corresponds to the device switching frequency
of 500 kHz. In the ZVS boost cell, the transformer and the two
Fig. 12. Prototype converter.
inductors are wound on Ferroxube ETD29 cores. The inductor
core has 0.5-mm air gaps on both outer legs. SiC diodes with
600-V ratings are used in the voltage-doubler rectifier. In the
unfolder, the photovoltaic MOSFET drivers are used to drive
the MOSFETs in the full bridge inverter. Figs. 13–17 show the
experimental waveforms.
Fig. 13 shows the buck converter waveforms under static
tests. From top to bottom, Fig. 13(a) and (b), respectively,
shows the waveforms of , , and with the duty ratio
smaller or greater than 50%. The voltage after the IPT swings
between zero and the half input voltage when the duty ratio of
the buck stage MOSFETs 50% and swings between
the half and the full input voltages when 50%. In both
cases, the frequency of the voltage after the IPT is twice
those of the two voltages and .
Fig. 14 shows the two-inductor boost converter output voltage
and the input voltage from top to bottom during the sinu-
soidal modulation. A three-level modulation can be obviously
observed in the waveform although the waveform captured
by the oscilloscope is heavily aliased.
Fig. 15 shows the waveforms in the low frequency unfolder.
From top to bottom, they are respectively the waveforms of the
switch gate voltages, the output voltage and the output cur-
rent at 50 Hz. In this case, a resistive load is supplied and this
is adjusted to give the rated average power, 100 W, at 240 V ac,
which is equivalent to the nominal mains voltage.
From top to bottom, Fig. 16 shows the gate and drain source
voltage waveforms of the MOSFETs in the ZVS two-inductor
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Fig. 13. Voltage waveforms in the two-phase buck converter: (a)D <50%
and (b) D >50%.
boost cell when the output voltage is close to the peak. The
MOSFET gate waveforms agree with the theoretical waveforms
shown in Fig. 11 except that the overlap of the on intervals of
the two MOSFETs is smaller in the experimental waveforms.
The MOSFET drain source voltage waveforms confirm that the
MOSFETs turn on at zero voltage.
Fig. 17 shows the voltage across the diode in the voltage-dou-
bler rectifier when the output voltage is close to the peak. The
waveform is relatively clean. No reverse recovery can be seen
in the silicon carbide Schottky rectifiers although some lower
frequency oscillations with an approximately 200-ns period can
be seen. These are driven by the resonance between the diode
junction capacitance and the inductance in series with the trans-
former secondary winding including the leakage inductance
and the additional resonant inductance referred to the secondary.
A conversion efficiency of 91% has been obtained for the
module integrated PV converter power train. The power loss in-
Fig. 14. Input and output voltage waveforms in the ZVS two-inductor boost
cell.
Fig. 15. MOSFET gate voltage, output voltage, and current waveforms in the
unfolder.
cludes the losses in the buck stage, the ZVS cell and the un-
folding stage. Input and output powers of the individual stages
were measured using the mathematical functions of a Tektronix
TDS5034 four-channel oscilloscope equipped with converter
input and output voltage and current probes. The current probes
are Tektronix TCP202. Table III shows the breakdown of the
9.3-W total power loss observed in the 100-W converter. The
power losses of the individual components in the ZVS cell were
indirectly obtained from the corresponding stabilized tempera-
ture rises [22]. The estimated total power loss in the MOSFETs,
the resonant inductor and capacitors in the ZVS cell is 2.5 W
and this agrees well with that in the theoretical analysis.
VI. CONCLUSION
In this paper, a current fed ZVS two-inductor boost converter
with an unfolder is proposed for the MIC applications in the grid
Authorized licensed use limited to: CURTIN UNIVERSITY OF TECHNOLOGY. Downloaded on March 08,2010 at 01:49:34 EST from IEEE Xplore.  Restrictions apply. 
1262 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 21, NO. 5, SEPTEMBER 2006
TABLE III
POWER LOSS BREAKDOWN
Fig. 16. MOSFET gate and drain source voltage waveforms in the ZVS two-
inductor boost cell.
interactive PV system. The ZVS boost cell is fed from a sinu-
soidally modulated two-phase synchronous buck converter, al-
lowing itself to operate under a power loss optimized point with
a fixed switching frequency. The rectified sinusoidal voltage
waveform is produced at the output of the current fed two-in-
ductor boost converter and converted to the mains compatible
sinusoidal current by a low frequency unfolder.
A power loss optimization method is proposed for the two-in-
ductor boost cell to achieve the minimized total power loss.
Three power loss components that vary with different circuit pa-
rameters are identified and the numerical analysis of the average
power loss is conducted with MATLAB, which generates the vi-
sual surface plots to show the average power losses in the two
operating regions and assist in determining the optimized oper-
ating point.
This paper also proposes an ideally lossless resonant tran-
sition gate drive to reduce the drive power loss under high
switching frequency operations. Only one small inductor is in-
troduced compared with the conventional MOSFET gate drive
circuit and the new gate drive circuit is ready for semiconductor
integration. Experimental results show that the drive power loss
Fig. 17. Diode voltage waveform in the ZVS two-inductor boost cell.
is controlled within 1% of the power rating of the converter
under 500-kHz switching frequency.
The theoretical analysis is validated by a current fed ZVS
two-inductor boost converter with a converter switching fre-
quency of 1-MHz and an average power of 100 W. The pro-
totype converter has achieved an efficiency of 91% for a power
train that includes the two-phase buck converter stage, the ZVS
boost cell and the output unfolder stage.
REFERENCES
[1] G. Ivensky, I. Elkin, and S. Ben-Yaakov, “An isolated dc–dc converter
using two zero current switched IGBTs in a symmetrical topology,” in
Proc. IEEE PESC, 1994, pp. 1218–1225.
[2] W. C. P. De Aragão Filho and I. Barbi, “A comparison between two
current-fed push-pull dc–dc converters-analysis, design and experi-
mentation,” in Proc. IEEE INTELEC, 1996, pp. 313–320.
[3] J. Kang, C. Roh, G. Moon, and M. Youn, “Phase-shifted par-
allel-input/series-output dual converter for high-power step-up
applications,” IEEE Trans. Ind. Electron., vol. 49, no. 3, pp. 649–652,
Jun. 2002.
[4] Y. Jang and M. M. Jovanovic, “New two-inductor boost converter with
auxiliary transformer,” in Proc. IEEE APEC, 2002, pp. 654–660.
[5] L. Yan and B. Lehman, “An integrated magnetic isolated two-inductor
boost converter: analysis, design and experimentation,” IEEE Trans.
Power Electron., vol. 20, no. 2, pp. 332–342, Mar. 2005.
Authorized licensed use limited to: CURTIN UNIVERSITY OF TECHNOLOGY. Downloaded on March 08,2010 at 01:49:34 EST from IEEE Xplore.  Restrictions apply. 
LI AND WOLFS: POWER LOSS OPTIMIZATION 1263
[6] Q. Li, “Development of High Frequency Power Conversion Technolo-
gies for Grid Interactive PV Systems,” M.Eng. dissertation, Central
Queensland Univ., North Rockhampton, Australia, 2002.
[7] M. Meinhardt, T. O’Donnell, H. Schneider, J. Flannery, C. Ó Mathuna,
P. Zacharias, and T. Krieger, “Miniaturized low profile module inte-
grated converter for photovoltaic applications with integrated magnetic
components,” in Proc. IEEE APEC, 1999, pp. 305–311.
[8] P. Wolfs and Q. Li, “An analysis of a resonant half bridge dual
converter operating in continuous and discontinuous modes,” in Proc.
IEEE PESC, 2002, pp. 1313–1318.
[9] Q. Li and P. Wolfs, “Variable frequency control of the zero-voltage
switching two-inductor boost converter,” in Proc. IEEE PESC, 2005,
pp. 667–673.
[10] S. A. El-Hamamsy and R. A. Fisher, “Inclusion of nonlinear output
capacitor behavior in zero-voltage switched circuit design,” in Proc.
IEEE PESC, 1997, pp. 1424–1430.
[11] STMicroelectronics, “STB50NE10 Datasheet,” Tech. Rep., Jul. 2001
[Online]. Available: http://www.st.com/stonline/products/literature/ds/
6034/stb50ne10.pdf
[12] Cornell Dubilier, “Types MC and MCN Surface-Mount Mica Chip Ca-
pacitors,” 2006 [Online]. Available: http://www.cornell-dubilier.com/
catalogs/MC.pdf
[13] D. Maksimovic, “A MOS gate drive with resonant transitions,” in Proc.
IEEE PESC, 1991, pp. 527–532.
[14] S. H. Weinberg, “A novel lossless resonant MOSFET driver,” in Proc.
IEEE PESC, 1992, pp. 1003–1010.
[15] K. Yao and F. C. Lee, “A novel resonant gate driver for high fre-
quency synchronous buck converters,” in Proc. IEEE APEC, 2001, pp.
280–286.
[16] J. Qian and G. Bruning, “2.65 MHz high efficiency soft-switching
power amplifier system,” in Proc. IEEE PESC, 1999, pp. 370–375.
[17] W. A. Tabisz, P. Gradzki, and F. C. Lee, “Zero-voltage-switched quasi-
resonant buck and flyback converter—experimental results at 10 MHz,”
in Proc. IEEE PESC, 1987, pp. 404–413.
[18] J. Diaz, M. A. Perez, F. M. Linera, and F. Aldana, “A new lossless
power MOSFET driver based on simple DC/DC converters,” in Proc.
IEEE PESC, 1995, pp. 37–43.
[19] Y. Chen, F. C. Lee, L. Amoroso, and H. Wu, “A resonant MOSFET
gate driver with complete energy recovery,” in Proc. IPEMC, 2000, pp.
402–406.
[20] T. López, G. Sauerlaender, T. Duerbaum, and T. Tolle, “A detailed
analysis of a resonant gate driver for PWM applications,” in Proc.
APEC, 2003, pp. 873–878.
[21] K. J. Christoph, D. M. Bernero, D. J. Shortt, and B. J. Lamb, “High
frequency power MOSFET gate drive considerations,” in Proc. HFPC,
1988, pp. 173–180.
[22] E. C. Snelling, Soft Ferrites, Properties and Applications. London,
U.K.: Butterworths, 1988.
[23] Y. Jang and M. M. Jovanovic, “New two-inductor boost converter with
auxiliary transformer,” IEEE Trans. Power Electron., vol. 19, no. 1, pp.
169–175, Jan. 2004.
[24] K. Yao and F. C. Lee, “A novel resonant gate driver for high frequency
synchronous buck converters,” IEEE Trans. Power Electron., vol. 17,
no. 2, pp. 180–186, Mar. 2002.
[25] W. A. Tabisz, P. Gradzki, and F. C. Lee, “Zero-voltage-switched quasi-
resonant buck and flyback converter—experimental results at 10 MHz,”
IEEE Trans. Power Electron., vol. PE-4, no. 2, pp. 194–204, Apr. 1989.
Quan Li (M’06) received the B.Eng. degree in elec-
trical engineering from Tsinghua University, Beijing,
China, in 1997 and the M.Eng. and Ph.D. degrees
from Central Queensland University, Rockhampton,
Australia, in 2002 and 2006, respectively.
He is the Research Officer at the Faculty of Sci-
ences, Engineering and Health, Central Queensland
University. His research interests include dc–dc
conversion, high-frequency converters, magnetic
designs, and renewable energy applications.
Dr. Li is a member of the Institution of Engineers
Australia.
Peter Wolfs (M’80–SM’99) was born in Rock-
hampton, Australia, in 1959. He received the B.Eng.
degree from the Capricornia Institute of Advanced
Education, Rockhampton, in 1980, the M.Eng. de-
gree from Philips International Institute, Eindhoven,
The Netherlands, in 1981, and the Ph.D. degree from
the University of Queensland, Brisbane, Australia,
in 1992.
He is the Associate Dean (Research) at the Fac-
ulty of Sciences, Engineering and Health, Central
Queensland University, North Rockhampton, Aus-
tralia. His special fields of interest include rural and renewable energy supply,
electric, solar and hybrid electric vehicles and intelligent systems applications
in railways.
Dr. Wolfs is a Fellow of Engineers Australia, a Registered Professional Engi-
neer in the State of Queensland, and a member of the Railway Technical Society
of Australia.
Authorized licensed use limited to: CURTIN UNIVERSITY OF TECHNOLOGY. Downloaded on March 08,2010 at 01:49:34 EST from IEEE Xplore.  Restrictions apply. 
